Minimizing signal errors and losses in high-rate nuclear-imaging systems places demands on the signal-processing and data acquisition electronics. We will describe both the data acquisition system being developed for the resonant absorption project and techniques used to minimize signal errors and losses. The data acquisition system acquires pulse-height spectra from an array of gamma-ray detectors. The data is made available to multiple processors by using the VMEbus standard to provide concurrent data analysis. In addition, we use the VxWorks real-time operating system in conjunction with a SUN workstation to develop the application software. We have designed a pulse-height-analysis board that is optimized for low dead time. This board has eight independent signal channels, each consisting of a charge integrator, a fast analog-to-digital converter, and a first-in/first-out memory. This board also contains a 68020 CPU that performs the initial data compression and stores digitized data into dual-ported memory. By using an independent high-speed signal channel for each detector, we are able to improve performance over the standard multiplexed techniques commonly in use.
INTRODUCTION
The resonance absorption project incorporates a transmission-type radiographical system used to detect explosives. Gamma rays are passed through an object and are detected on the opposite side by an array ofgamma detectors. The gamma rays of interest are between 6 and 10 MeV.
The detector array consists of 64 bismuth germinate (BGO) detectors, each with a maximum average signal rate of -25 kHz. Because a radio-frequency-quadrapole (RFQ) type accelerator is used, the single-detector-channel instantaneous rate will be 5 times the average rate or -125 kHz. The total-detector-array average rate will be 64 • 25 kHz, or 1 .6 MHz, giving a total instantaneous rate approaching 10 MHz. Minimizing dead-time effects resulting from processing electronics is a major design goal of the data acquisition system. The data output from this system consists of several region-of-interest (ROl) integrals for each viewing position and a full-energy histogram for each detector. The data is also tagged with both rotational and vertical position information. The histogram data is used for on-line diagnostic purposes, and the ROl data is used for the tomographic reconstruction and subsequent analysis.
DATA-ACQUISITION-SYSTEM DESIGN CRITERIA
The data acquisition system was designed to meet the following criteria:
• provide near real-time results; that is, the total data set must be acquired and processed at a rate of -1 .6 million events/s;
• add very little dead-time contribution; • allow changing requirements, such as greater computational power, greater amounts of memory, etc; • use commercially available hardware and software that ensures reliable operation and ease of reproduction; and • use custom-designed hardware and software only where necessary to meet system requirements.
Given these criteria, a VMEbus-based system1 was selected as the platform. The VMEbus provides a vast source of highperformance, commercially available products and allows the use of multiple processors and large shared-memory arrays. The VMEbus protocol permits as many CPUs as is physically possible (21-slot VMEbus chassis are available, but repeater boards can also provide additional VME chassis). The VMEbus has 32-bit addressing and up to 64-bit data transfer capabilities2. We project at least three CPUs will be needed for the final system, not including the CPUs on the I/O boards. Commercially available high-performance digital-signal-processing boards could also be used for the data analysis software.
VxWorks, from Wind River Systems3, was selected as the real-time operating system. All software development is done on a Sun Sparc workstation, and each CPU on the bus is running the VxWorks real-time kernel. The Vxworks development software allows programs to be developed on the workstation and downloaded to each target CPU on the bus as executable code. This downloading is performed over an Ethernet link. The control of each processor on the VIviEbus can be orchestrated from the workstation via a UNIX-type remote login.
General description 4. DATA ACQUISITION DESCRIPTION
The detector signals, derived from individual photomultipliers tubes attached to BGO scintillators, feed fast preamps that provide amplification and cable drive capability (see Fig. 1 ). The preamp outputs then feed the VMEMCA board ( Fig. 2) , which comprises two sections. One section is a commercial, 3U-sized, 68020 CPU with dual-ported memory, PROMS, serial I/O, etc. This board also contains a daughter-board interface that allows custom boards to be attached. The second section is the analog processing section, which was designed specifically for this project. The analog processing section consists of eight independent channels, with each channel consisting of a low-level discriminator (LLD); programmable gain amplifier (PGA); charge integrator; analog-to-digital converter(ADC); and a first-in first-out memory (FIFO).
Channel operation
After an input pulse from the detector goes over the LLD threshold, the charge integrator begins to integrate a delayed version of that pulse. The integration time is user selectable from 100 ns to 12 j.ts. Upon completion of the integration time, the output level of the charge integrator is digitized by the ADC and stored in the FIFO. The dead-time contribution, not including integration time, of the circuit is < 100 ns, which is a sum of the digitization time and the integrator reset time. The following VMEMCA board's parameters can be changed under software control: LLD, gain, integration time, and low-and high-level reference inputs of the ADC. The ability to program the ADC's references allows an increase in the effective resolution of the signal conversion. Under normal operation, the program executed by the VMEMCA's CPU sequentially reads each FIFO of the analog section. The FIFO's data is combined with the detector number, the rotational and vertical position information to form a specific memory address used to generate an energy histogram, and the ROT data. This data is stored in the VMEMCA's dual-ported memory, which can be read by other CPUs on the bus for further processing in pipe-line fashion.
The time required to process each event is dominated by the time to integrate the charge from the detector. Depending on the desired resolution required, an integration time from 400 to 1400 ns is used; the principal decay time of BGO is 300 ns4. Depending on the integration time, each event requires 500 to 1500 ns to process and store into the FIFO. A 125-kHz singlechannel instantaneous rate implies a 6% dead time for a 500-ns processing time, and 1 6% dead time for 1 500 ns. Because the average single-channel rate is one-fifth the instantaneous rate, each FIFO must be read out at a 25-kHz rate to prevent data losses. The histogramming and generation of ROTs for all 8 channels are carried out at 5 jis/event, or 200 kHz.
The data acquisition system also provides the necessary hardware and software to control and monitor the motion control equipment, accelerator, and high-voltage supplies. These functions are all done with commercial hardware.
SOFTWARE DEVELOPMENT
The software developed for this project has all been written in the C-programming language. The system configuration has proven to be very powerful in developing the system's software. Not only are all the tools of the UNIX operating system available, but the extensions provided by VxWorks allow implementing the real-time programs to be rather painless. For example, the workstation can provide a window for each CPU on the VMEbus, see Fig. 3 . The lower left window is remotely logged into one CPU on the VMEbus, and the lower right-hand window is remotely logged into another CPU, in this example, the VMEMCA board. This feature allows loading of control programs for each CPU at the workstation. In the current implementation, the workstation is also used as the operator input and display. Tasks can be shifted from the workstation to a CPU on the bus with relative ease. The large window in Fig. 3 shows the pulse-height spectra of 60Co obtained from the VMEMCA card residing on the VMEbus. The "cmdtool" window, located at right center, displays the program running on 146 ISPIE Vol. 1824 (1992) Fig. 2 . VMEMCA block diagram. the workstation that receives data packets sent from the main CPU on the VMEbus. The "text editor" window just above this "cmdtool" window displays the set-up parameters used to set the VMEMCA's gains, LLD, ROTs, etc. This data can be modified, and a task can be executed to update this information at any time. Currently the reconstruction algorithms are carried out on another workstation.
STATUS
A system (Fig. 4) has been implemented to allow testing of 10 detector channels; and a prototype VMEMCA board, Fig. 5 , has been built and tested. To expedite fabrication of the board, each analog channel was built on a separate PC board, Fig. 6 , which plugs into the VMEMCA board. To provide the final needed density, the physical configuration will be modified. The analog section incorporates all surface-mount technology and is fabricated on a six-layer board. We have tested the system using laboratory sources that provide low-energy gamma rays and a continuous-beam proton accelerator to test the response of the system to high-energy gamma rays. The processing electronics has met the energy resolution of the detectors and provides satisfactory results. We are waiting to test the system with the RFQ accelerator as soon as it is available. 
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